

## IN THE CLAIMS:

1-15. canceled

16. (currently amended) A method of fabricating a non-volatile memory transistor comprising the steps of preparing a semiconductor substrate; forming a gate stack on the substrate, the gate stack comprising as follows:

depositing a high-k dielectric material;  
exposing the high-k dielectric material to an ionized species;  
in response to the ionized species exposure,  
inducing trapping centers in the high-k dielectric material;  
a single charge trapping layer overlying the substrate wherein the charge trapping layer comprises a high-k dielectric material; and  
forming an electrode layer overlying the high-k dielectric with the charge trapping centers layer; and  
forming drain and source regions on opposite sides of the gate stack.

17. (original) A method as in claim 16 wherein the high-k dielectric material comprises at least one of aluminum oxide ( $Al_2O_3$ ), hafnium oxide ( $HfO_2$ ), zirconium oxide ( $ZrO_2$ ), titanium oxide ( $TiO_2$ ), tantalum oxide ( $Ta_2O_5$ ), cesium oxide ( $CeO_2$ ), lanthanum oxide ( $La_2O_3$ ), tungsten oxide ( $WO_3$ ), yttrium oxide ( $Y_2O_3$ ), bismuth silicon oxide ( $Bi_4Si_2O_{12}$ ), barium strontium oxide ( $Ba_{1-x}Sr_xO_3$ ), lanthanum aluminum

oxide (LaAlO<sub>3</sub>), hafnium silicate (HfSiO<sub>4</sub>), zirconium silicate (ZrSiO<sub>4</sub>), aluminum hafnium oxide (AlHfO), aluminum oxynitride (AlON), hafnium silicon oxynitride (HfSiON), zirconium silicon oxynitride (ZrSiON), barium titanate (BaTiO<sub>3</sub>), strontium titanate (SrTiO<sub>3</sub>), lead titanate (PbTiO<sub>3</sub>), barium strontium titanate (BST) (Ba<sub>1-x</sub>Sr<sub>x</sub>TiO<sub>3</sub>), lead zirconium titanate, lead lanthanum titanate, bismuth titanate, strontium titanate, lead zirconium titanate (PZT (PbZr<sub>x</sub>Ti<sub>1-x</sub>O<sub>3</sub>)) barium zirconium titanate, strontium bismuth tantalate, lead zirconate (PbZrO<sub>3</sub>), PZN (PbZn<sub>x</sub>Nb<sub>1-x</sub>O<sub>3</sub>), PST (PbSc<sub>x</sub>Ta<sub>1-x</sub>O<sub>3</sub>), or PMN (PbMg<sub>x</sub>Nb<sub>1-x</sub>O<sub>3</sub>).

18-19. canceled

20. (currently amended) A method as in claim [[19]]  
16 wherein exposing the high-k dielectric material to the ionized species  
includes exposing the high-k dielectric to a species selected from the group  
consisting of the plasma exposure comprises at least a plasma oxygen  
exposure, a plasma nitrogen exposure, or a plasma and hydrogen  
exposure.

21. (currently amended) A method as in claim [[19]]  
16 wherein exposing the high-k dielectric material to the ionized species  
includes exposing the high-k dielectric material to a [[the]] plasma for an  
exposure time in the range of about is between 10 seconds and 100  
seconds.

22. (currently amended) A method as in claim 16 wherein depositing the high-k dielectric material includes depositing using an the charge trapping layer is deposited by ALD method.

23. (currently amended) A method as in claim 16 further comprising a densification anneal step after the deposition of the high-k dielectric material charge trapping layer.

24. (original) A method as in claim 16 wherein the formation of the drain and source regions comprises an angle source and drain implantation.

25. (currently amended) A method as in claim 16 wherein the semiconductor substrate is selected from a group consisting ~~consisted~~ of SOI substrate, bulk silicon substrate, and insulator substrate.

26. (original) A method as in claim 16 wherein the memory transistor is a multi-bit memory transistor.

27. (new) A method as in claim 16 wherein exposing the high-k dielectric material to an ionized species includes using an ion energy in the range of about 10 to 300 keV and a dose in the range of about  $1 \times 10^{14}$  to  $1 \times 10^{17}$ .

28. (new) A method as in claim 16 wherein exposing the high-k dielectric material to an ionized species includes generating a plasma using an inductively coupled plasma (ICP) source.